does any body has idea how to impliment a digital spice (netlist) model for a D flip-flop...........for my project i need a shift and hold register...........transistor level simulation for flip-flop in spice just won't converge